We used scanning capacitance microscopy ͑SCM͒ to investigate the electrical activity of grain boundaries consisting of random and coincidence-site-lattice ͑CSL͒ boundaries in location-controlled silicon islands, which were fabricated using the -Czochralski process with an excimer laser. The SCM results suggest that the electrical activity of the ͕122͖͚9 CSL boundary is much smaller than that of a random boundary, and the ͕111͖͚3 CSL boundary is negligible. This is consistent with previous theoretical predictions and experimental results for thin-film transistors.
Low-temperature polycrystalline silicon ͑LTPS͒ thinfilm transistors ͑TFTs͒ have been used for liquid crystal display pixel and peripheral drivers. The typical mobility of commercially produced LTPS-TFTs is currently about 100 cm 2 / V s. This value is not high enough to manufacture central processing units with performance characteristics comparable to units based on bulk monocrystalline silicon. The lower mobility is attributed to the high density of electrical barriers induced by random boundaries ͑RBs͒ in the channel. To mitigate this effect, various types of LTPS have been proposed to enlarge the grains in polycrystalline silicon.
1- 8 We have developed an advanced LTPS method, designated the -Czochralski ͑-Cz͒ process, which enables silicon islands to be produced at predetermined positions with a diameter of up to 9 m. 9 By eliminating almost all the RBs in the silicon islands, the TFTs fabricated inside the grain attained a field-effect mobility of 597 cm 2 / V s. 10 However, when coincidence-site-lattice ͑CSL͒ boundaries lie across the current flow direction, the mobility was shown to decrease by 10% on average. 11 The ͕111͖Si ͚3 and ͕122͖Si ͚9 are the CSL boundaries commonly found in polycrystalline silicon. 12 Other ͚3 n CSL boundaries with a common rotation axis of ͗011͘, such as ͕112͖͚3, ͚9͕114͖, and ͚9͕111͖ / ͕115͖, have a lower probability of being found due to their thermal instability. 12 Transmission electron microscopy revealed that the trend was the same in silicon islands fabricated by the -Cz process. 13 Experimental observations of the electrical activity of grain boundaries ͑GBs͒ have been performed mainly by electron beam induced current ͑EBIC͒ microscopy. [14] [15] [16] Although the EBIC can provide quantitative information about the electrical activity of GBs, its resolution is limited by the carrier diffusion length, which is not small enough for the size of grains and the depletion width of GBs. Recent progress in scanning probe microscopy ͑SPM͒ allows various methods of electrical measurement to be applied at the nanoscale. 17 The SPM is now being employed to investigate defects in semiconductor materials. Several groups have reported the electrical properties of RBs using scanning probe techniques. 18, 19 More recently, the interfacial states and potential barriers of GBs were investigated using Kelvin probe microscopy. 20 Using the computational semiempirical tightbinding method, Kohyama et al. 21 predicted that the ͕122͖Si ͚9 CSL boundary has no states inside the minimum band gap between the valence-band maximum and the conduction band minimum; however, there are some degrees of localized states at valence and conduction band edges due to structural distortion induced by five-member and seven-member silicon rings inserted at the boundary. The difference in localized states can induce a change in capacitance at the CSL boundary. Here, we report the results of direct and systematic characterization of the electrical activity of random and CSL boundaries by scanning capacitance microscopy ͑SCM͒.
The sample used for SCM measurements was fabricated using a process that consisted of formation of grain filters, amorphous silicon, and laser crystallization. The details have been described elsewhere. 22 The silicon layer was fixed at 250 nm. The laser energy density was fixed at 1000 mJ/ cm 2 . Electron backscattered diffraction ͑EBSD͒ analysis was carried out to identify CSL boundaries in the location-controlled silicon grains. An orientation imaging microscopy system equipped with a scanning electron microscope ͑SEM͒ ͑Phil-ips SEM 525M͒ was used for the analysis. SCM was performed using the multipurpose SPM NTEGRA ͑NTI-Europe a͒ Electronic mail: n.matsuki@tudelft.nl. Co., Ltd.͒. Platinum-coated silicon cantilevers were utilized during the measurements. The modulation frequency of the sample bias for the SCM was 10 MHz. Figure 1͑a͒ shows a SEM image of the locationcontrolled silicon grains obtained. Each silicon island has radiated striations initiating from the grain center, which is an evidence of the crystallization that propagated from the grain filter. The grains have a square-shaped configuration measuring approximately 5 m on one side. The size of the square shape suggests that the laser-annealed crystallization had the potential to extend the island beyond the size of 5 m if not for the collisions with adjacent grains. The results of EBSD analysis for the same region are shown in Fig.  1͑b͒ . The ratio of the ͚3 boundary to the ͚9 CSL boundary, which were included in nine grains consisting of a total area of 160 m 2 , was approximately 16:3, which is consistent with our previous results obtained by transmission electron microscopy. 13 Figures 2͑a͒ and 2͑b͒ show the EBSD results for one of the silicon grains indicated with a white dashed square in Fig. 1. Figure 2͑c͒ shows the SCM results for the same silicon island. The SCM image was obtained at a sample bias of -2 V. The brighter and darker colors in the SCM image correspond to regions of higher and lower capacitance, respectively. Specific regions corresponding to the CSL and RBs are indicated by rounded rectangles in Fig.  2͑d͒ . The ͚3 boundary is indicated by a straight line, the ͚9 boundary is indicated with a dotted line, and the random boundary is indicated with a dashed-dotted line. As shown in Fig. 2͑d͒ , the evidence for the presence of excess capacitance is strongest at the RB. The ͕122͖͚9 CSL boundaries exhibit excess capacitance to a lesser extent and the Si ͕111͖͚3 CSL boundaries do not exhibit any evidence of redundant capacitance. Figure 3͑a͒ shows the cross-sectional profiles of the capacitance taken across each grain boundary. The crosssectional positions are indicated in Fig. 3͑b͒ . It can clearly be seen that the maximum capacitance ͑i.e., the peak height͒ in the cross-sectional profile differs between the ͚3 and ͚9 CSL boundaries and RBs. Figure 4 shows the results of analysis of the maximum capacitance for multiple crosssectional profiles extracted from the same silicon islands. The maximum capacitance plotted in Fig. 4 is derived by the peak height of the Gaussian function that was fitted to the experimental data of the cross-sectional profile. Comparing the maximum capacitance of the random ͑C RB ͒, ͚3, and ͚9 boundaries, they are arranged in descending order as follows: C RB Ͼ C ͚9 Ͼ C ͚3 . A lower maximum capacitance suggests a higher density of carrier-trapping sites; representing the density as D, this can be described as D RB Ͼ D ͚9 Ͼ D ͚3 . This trend is consistent with the theoretical prediction that presumes the existence of localized states at the valence and conduction band edges. 23 This result also provides further evidence for the observation that the CSL boundary does not influence the performance of TFT compared to the RBs. 11 In summary, we performed direct characterization of ͕111͖͚3 and ͕122͖͚9 CSL boundaries using SCM. The electrical activities of the ͕111͖͚3 and ͕122͖͚9 CSL boundaries were negligible and much less than those found in RBs.
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